aboutsummaryrefslogtreecommitdiff
path: root/doc/design-paper
diff options
context:
space:
mode:
authorRoger Dingledine <arma@torproject.org>2009-02-04 23:26:39 +0000
committerRoger Dingledine <arma@torproject.org>2009-02-04 23:26:39 +0000
commit8977f24eb8810d68c8fed09f5e81a0b0e0350a23 (patch)
treee6a60073a5c95b68b862a7dd6c5f004aa4ee6d86 /doc/design-paper
parent1625467be76071e1e4b86f1ee73e760dbaf39430 (diff)
downloadtor-8977f24eb8810d68c8fed09f5e81a0b0e0350a23.tar
tor-8977f24eb8810d68c8fed09f5e81a0b0e0350a23.tar.gz
some other performance-oriented fixes to integrate
svn:r18395
Diffstat (limited to 'doc/design-paper')
-rw-r--r--doc/design-paper/performance.tex13
1 files changed, 12 insertions, 1 deletions
diff --git a/doc/design-paper/performance.tex b/doc/design-paper/performance.tex
index 3c44d1d87..43ce30543 100644
--- a/doc/design-paper/performance.tex
+++ b/doc/design-paper/performance.tex
@@ -51,7 +51,7 @@
\maketitle
-\section{Minimzing latency of paths}
+\section{Minimizing latency of paths}
Currently Tor selects paths purely by the random selection of nodes, biased by node bandwidth.
This will sometimes cause high latency circuits due to multiple ocean crossings or otherwise congested links.
@@ -210,3 +210,14 @@ The exception is a padding cell, which has no circuit ID and a zero length paylo
\end{document}
+Other items to add in somewhere:
+
+UDP transport
+
+Mike and Fallon's proposal
+
+Csaba's proposal to shrink the maximum circuit window.
+
+If extending a circuit fails, try extending a few other places before
+abandoning the circuit.
+